Abstract-This paper investigates SiGe profile design tradeoffs for low-noise RF applications at a given technology generation (i.e., fixed minimum feature size and thermal cycle). An intuitive model relating structural parameters and biases to noise parameters is used to identify the noise limiting factors in a given technology. The noise performance can be improved by pushing more Ge into the base and creating a larger Ge gradient in the base. To maintain the SiGe film stability, the retrograding of the Ge into the collector has to be reduced, leading to a stronger roll-off at high injection. Two low-noise profiles were designed and fabricated explicitly for improving minimum noise figure ( ) without sacrificing gain, linearity, frequency response, or the stability of the SiGe strained layer. A 0.2 dB was achieved at 2.0 GHz with an associated gain ( ) of 13 dB.
I. INTRODUCTION

R
F APPLICATIONS generally impose more serious device design constraints than digital applications. SiGe HBT technology, because it has higher intrinsic performance than Si BJT technology at similar process complexity and delivers better cost-performance than GaAs technology, has recently emerged as a contender for the RF market. Existing SiGe profile design points are typically optimized for high and at high current densities [1] . RF transceiver building blocks such as LNA's and mixers, however, often require very low broad-band noise, high RF gain, and excellent RF linearity, thus complicating the device design. The purpose of this work is to investigate the SiGe profile design tradeoffs associated with RF circuit applications. An intuitive noise model is introduced and used to identify the dominant noise sources for the control profile design point. The input of the noise model is the transistor -parameters, which can be either simulated or converted from measured -parameters. We then examine the key issues related to the calibration of dc and ac two-dimensional (2-D) device simulation. SiGe profiles are designed to explicitly improve noise performance without sacrificing film stability and other key performance metrics. The tradeoffs between suppressing high injection barrier effect and improving noise performance are discussed. Finally, experimental results are presented.
II. NOISE MODELING
A. -Parameter Based Noise Model
At high frequencies, the major noise sources in a bipolar transistor include the base resistance-induced thermal noise, the base current shot noise, and the collector shot noise, as shown in Fig. 1(a) . We have neglected the effects of space-charge generated currents [2] because the devices used in this work have nearly ideal current-voltage (I-V) characteristics. High injection effects [3] were also neglected because low-noise amplifiers typically operate at low current densities (as low as 10 below the current density where we reach peak ).
The traditional approach to noise modeling is to derive the noise figure equation using an equivalent circuit [4] , [5] . The resulting equations depend on the specific equivalent circuit used. The equivalent circuit parameters need to be extracted 0018-9383/00$10.00 © 2000 IEEE Fig. 2 . Spectral density of the equivalent input current noise as a function of collector current at 2 GHz calculated from measured y-parameters using (1) .
to obtain noise figure. To overcome these difficulties, we use here a different approach that is based on the circuit theory for linear noisy two-ports [6] and the -parameters of the transistor [7] - [9] . In this way, the noise figure can be directly obtained from measured or simulated -parameters.
According to circuit theory [6] , any linear noisy two-port can be represented by its noiseless counterpart, an input current noise source , and an input voltage noise source , as shown in Fig. 1(b) . The minimum noise figure , the optimum source admittance, , and the noise resistance can all be expressed explicitly as a function of , , and . The general expressions can be found in [6] .
For a bipolar transistor, , , and can be derived using the chain representation of the noisy two-port in Fig. 1(b) as [9] , [10] (1)
where input admittance; measurement bandwidth; transfer admittance; ac current gain.
Physically, is contributed by the base current shot noise and the collector current shot noise . is contributed by the base resistance-induced thermal noise and the collector current shot noise . contributes to both and , and thus determines . can be decreased by reducing either or [6] . For completeness, we have included the cross-correlation in all of the simulations. (stripe number) m SiGe HBT. Details of the fabrication process can be found in [1] . The data was calculated using (1) from -parameters that were converted from measured -parameters. The biasing current dependence of the contribution of to (i.e., ) has two factors. First, at the frequency of interest, which appears in the denominator, increases with increasing because of increasing . Such an increase, however, saturates when becomes much higher than the frequency under question (2 GHz in our case). The typical frequency dependence of is that is constant at low frequencies, and decreases at higher frequencies, at a slope of dB/decade. Second, , which appears in the numerator, increases monotonically with increasing . As a result, the ratio decreases with increasing first when the increase of dominates over the increase of . At higher currents, when the increase of dominates over the increase of , the ratio starts to increase again. For most of the current range, dominates , implying that a higher is desired to reduce . For an ideal transistor with infinite current gain and infinite , would be zero. Fig. 3 shows versus at 2 GHz calculated from -parameters using (2) . Before the high injection roll-off, is can be approximated by . Therefore, the contribution of to is solely determined by prior to the roll-off , and is thus independent of any other transistor parameters, as follows: (4) where was used. Equation (4) has significant design implications because it sets the fundamental limit of the noise performance of a bipolar transistor at a given for zero base resistance, infinite , and infinite . This fundamental limit only depends on the bias current and temperature, and is independent of technology (III-V or Si or SiGe). The functional form results from the fundamental exponential -characteristics that determines , and is corroborated by the data prior to high injection in Fig. 3 . For the devices under discussion [1] , the contribution of dominates over most of the bias current range, as shown in Fig. 3 . Therefore, significant improvement of noise performance can be expected by increasing the base doping and decreasing the emitter width in future technology generations. Because is dominated by the thermal noise and is dominated by the base current shot noise , the cross-correlation term can be neglected for these devices.
B. Input Noise Current Limiting Factors
C. Input Noise Voltage Limiting Factors
D. Approaches to Noise Improvement
To improve transistor noise performance, we need to reduce and . According to the above analysis, needs to be reduced to reduce . It has to be remarked here that we need to normalize with respect to the emitter length when comparing devices with different emitter lengths. For similar reasons, noise figure comparison should be made at the same current density. A simple increase of the emitter length reduces , but does not improve the noise capability, because of the corresponding increase of capacitances by the same factor. However, the emitter length (or the number of unit cells) can be optimized to minimize the losses in the passive matching network by making the optimum source impedance close to the characteristic impedance (for instance, 50 ) [8] .
At a given technology generation, the minimum emitter width is determined by the minimum feature size, and the parasitic CB capacitances. The base sheet resistance is determined by the amount of boron dopants that can be kept in place, which is limited by the thermal cycle. Therefore, and are fixed. In other words, the input noise voltage can only be reduced by lateral and vertical scaling, the reduction of thermal cycle, or the use of carbon doping [11] in a more advanced technology. There is no room for further reduction of at a given technology generation.
The input noise current , however, can be reduced by increasing (to reduce ) and increasing (to increase ) according to (1). In particular, at relatively high current where the RF power gain is large, dominates in these devices. Therefore, significant noise improvement can only be achieved through an increase of at relatively high biasing currents.
The approaches to improving noise performance at a given technology generation are now clear. The SiGe profiles need to be optimized for higher and under the fundamental constraint of SiGe film stability. Next, we simulated the noise parameters for various SiGe profiles at constant film stability (integrated Ge content) to determine the optimum profiles for low noise. To produce sensible results, the 2-D device structure for the standard control SiGe HBT was first calibrated to measured -parameters. Issues related to the calibration are discussed in the following section.
III. CALIBRATION OF 2-D DEVICE SIMULATION
MEDICI [12] was used to simulate the dc and high frequency -parameters using measured SIMS profiles. The first step is to determine the profiles based on the SIMS data. The base pinch sheet resistance can be used to calibrate the base doping profile, and determine the EB and CB junction locations. The base doping and Ge profiles also set thecharacteristics. The measurement should be made on very long emitter devices to avoid three-dimensional (3-D) effects. The carrier lifetime in the emitter can be adjusted to reproduce thecharacteristics. Bandgap narrowing (BGN) parameters can be adjusted to shift the simulated , -curves toward the measured curves. For state-of-the-art bipolar transistors with narrow emitters, the shallow-trench isolation and extrinsic CB capacitances can often be comparable to the intrinsic CB capacitance, and are therefore nonnegligible. For accurate -parameter simulation, all of the 2-D lateral structures must be included. The base resistance, EB and CB capacitances were extracted from measured and simulated -parameters using a set of analytical equations [13] , and then plotted as a function of . By comparing the simulated and measured , , and , one can identify the dominant factors of simulation-measurement discrepancy, and adjust the lateral doping extension accordingly. The diffusion capacitance component of is proportional to at relatively lower currents, and can be distinguished from the depletion capacitance component. By simulating and measuring devices with different emitter widths, the contribution of the extrinsic and intrinsic elements can be distinguished.
Another important aspect is to select a proper set of physical models and coefficients. For instance, incomplete ionization, though recommended explicitly by users' manuals, often leads to an overestimation of the base resistance. At concentrations higher than /cm , the semiconductor-metal (Mott) transition occurs, and the dopants are completely ionized. To the authors' knowledge, this, however, is not modeled correctly in today's commercial device simulators. Therefore, we intentionally used complete ionization in order to accurately simulate the base resistance, since it is of great importance for noise modeling. The mobility model was critical in determining the roll-off , and in our experience the Philips unified mobility model (PHUMOB) was found to be the most accurate.
IV. SIGE PROFILE DESIGN
For constant film stability, at a given geometry and doping, a higher and higher can only be realized in practice by pushing the edge of the Ge retrograde in the collector significantly closer to the EB junction (surface). The additional Ge can then be used to reduce the effective Gummel number in the neutral base for higher , and increase the Ge grading for higher [14] , [15] . We are thus forced to trade highroll-off performance for improved . Under high injection, the minority carrier charges are sufficient to compensate for the ionized depletion charges in the collector-base space charge region, thus exposing the hetero-interface between the collector and the base, which was originally masked by the band bending in the depletion region. In SiGe HBTs, since most of the bandgap offset occurs in the valence band, the collapse of the original collector-base electric field at the heterointerface reveals the valence band barrier, which opposes the hole injection into the collector under base push-out [16] , [17] . The piling up of holes further induces a potential barrier in the conduction band profile, which retards the flow of electrons into the collector, and thus decreasing the cut-off frequency [17] . Fig. 4 illustrates the SiGe profile design tradeoffs. The solid profile and the dash profile have the same integrated Ge content, the upper limit of which is set by the SiGe film stability constraint [18] . The dashed profile has a larger Ge content and a higher Ge gradient in the base, and therefore higher and , and hence lower noise. The solid profile has deeper Ge retrograding into the collector, and therefore a better (weaker) roll-off at high injection.
Obviously, there are numerous possibilities of SiGe profiles to choose from for a given integrated Ge content. Extensive numerical simulations were performed to determine the optimum profiles for lowest noise. The key here is to achieve noise performance improvements while minimizing the degradation at high injection. Our goal is to maintain the peak and comparable to the control profile design point in the presence of a worsened high-injection barrier effect. Fig. 5 shows two such low-noise Ge profiles (LN1 and LN2) which maintain the stability, the peak and peak of the SiGe control profile, but have significantly lower in simulation (by 0.2 dB). All of the SiGe profiles are unconditionally stable to defect generation [18] , [] by design, as shown in Fig. 6 . The linearity of the Si BJT and SiGe control devices are expected to be retained in the two low-noise profiles, because the linearity of bipolar transistors is relatively insensitive to the diffusion capacitance (base transit time) [19] . Fig. 6 . Stability of the SiGe control design point and the two low noise profiles. All of these profiles are unconditionally stable [18] . 
V. EXPERIMENTAL RESULTS
A. Device Fabrication and Measurement
For unambiguous comparisons, the two low-noise profiles, the SiGe control profile, and a Si control profile were fabricated in the same wafer lot in a state-of-the-art 0.50 m SiGe HBT technology [1] using UHV/CVD growth and identical processing conditions. Fig. 7 shows the doping and Ge profiles for the 18% peak Ge low-noise profile LN2 measured by SIMS. To within the SIMS resolution, the designed Ge shape is basically reproduced. DC characteristics were measured using an HP4155. -parameters were measured using a HP8510C vector network analyzer from 2 to 40 GHz, from which and were extracted. Noise parameters were measured from 2-18 GHz using an NP-5 on-wafer measurement system from ATN Microwave Inc. Two-tone load-pull measurements were made at 1.9 GHz with 1 MHz tone spacing.
B. Experimental Design Tradeoffs
Table I summarizes the measured transistor parameters of the four fabricated profiles. The penalty in over the SiGe control for LN1 and LN2 is due to the higher , and should only have a small impact on LNA designs, which see a finite source impedance (i.e., not an "open"). The measured and curves of a 20 m ( m stripe) unit cell device are shown in Fig. 8 . The corresponding and curves are shown in Fig. 9 . The experimental results confirm the expected high injection design trade-off discussed above. The two low-noise profiles, LN1 and LN2, have a higher and at low because of a higher total Ge content and higher Ge gradient in the neutral base. On the other hand, the SiGe control and Si BJT devices have a weaker (better) roll-off at high , because of the deeper Ge grading into the collector-base junction in SiGe profile design. In circuit applications, the upper biasing current limit of these devices is set by the minimum and requirements. For instance, the upper collector current limit for meeting a requirement of GHz is 50 mA for the two low-noise profiles. We have also achieved the goal of maintaining the peak and peak of the SiGe control design point, despite the worsened high-injection barrier effects in the two low-noise profiles. In fact, the peak and peak values in LN2 are higher than in the SiGe control, as can be seen from Table I . The of the two low-noise profiles are comparable to that of the SiGe control indicating that the high power gain in the control design point is retained. 
C. Noise Improvements
The above improvements of and translate into a significant improvement of the over the Si BJT and SiGe control profiles across the range of that is of interest to LNA and mixer circuits, as shown by the measured 2 GHz data in Fig. 10 . The LN1 profile achieves an impressive of 0.2 dB at 2 mA, 0.2 dB lower than the SiGe control profile. The measured noise figure improvements between profiles are consistent with our simulations. The associated gain at noise matching is still above 13 dB at for all of the profiles, as can be seen from Fig. 11 . Similar improvement is achieved at higher frequencies for the same bias current. For instance, a 0.3 dB improvement is obtained at GHz and mA.
D. Linearity
To determine the device linearity, two-tone load-pull measurements were performed at 1.9 GHz with 1.0 MHz tone spacing on the 20 m ( stripe) unit cell device. The input third order intermodulation intercept point (IIP3) [20] for a two-tone input is used as a figure-of-merit. IIP3 was extracted in the low input power region where the third order intermodulation slope is 3 : 1. A larger number of IIP3 implies better linearity. IIP3 can be related to more robust distortion metrics such as adjacent-channel power ratio (ACPR) in modern digital mobile communications through compact formulas [21] , [22] . Fig. 12 shows the measured output power versus input power characteristics for the four profiles at 30 mA and .0 dB for SiGe LN1, and 24.0 dB for SiGe LN2. Small differences are attributed to the fact that IIP3 strongly depends on the load condition, and maximum IIP3 occurs at different load states for different profiles [23] . The maximum linearity efficiency (OIP3/ ) achieved is in the range of 7 to 10, and is comparable to GaAs HEMT (10) and GaAs HBT technology (11) [24] . Linearity efficiency is defined as OIP3/ to account for the differing load states at maximum gain and maximum IIP3 [24] . Preliminary measurements on RF subharmonic mixers fabricated with the identical low-noise profiles (LN1 and LN2) also show improved noise over the SiGe control profile, indicating that these device improvements translate to the circuit level [25] .
VI. CONCLUSIONS
A unified approach to the modeling of transistor noise was presented, and used to identify the limiting factors of noise performance for a given SiGe HBT technology. Key issues related to a successful calibration of 2-D device simulation to measurement were also discussed. A higher dc current gain and a higher at relatively lower current are shown to be critically important for reducing for a given transistor geometry and doping. By applying careful SiGe profile optimization, significant improvement in RF performance can be achieved. Using the noise model-simulation approach, new SiGe profiles were designed explicitly for improving minimum noise figure ( ) without sacrificing gain, linearity, frequency response, or the stability of the SiGe strained layer. A measured of 0.2 dB at 2.0 GHz with an associated gain of 13 dB at noise matching, was obtained for the best low-noise profile, all of which represent substantial improvements in RF performance over the Si BJT and control SiGe HBT design point, and were accomplished without sacrificing SiGe film stability. 
